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JavaOne 2010 Java Processor in an FPGA 
Overview 
  Real-Time Systems and JSR 302 
  JOP architecture 
  WCET analysis 
  Low-level I/O 
  Short demo 
  Current and future work 
  Conclusion 
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Real-Time Systems 
  A definition by John A. Stankovic: 
In real-time computing the 
correctness of the system depends 
not only on the logical result of the 
computation but also on the time at 
which the result is produced. 
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Real-Time Systems 
  Imagine a car accident 
  What happens when the airbag is fired too 
late? 
  Even one ms too late is too late! 
  Timing is an important property 
  Conservative programming styles 
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RT System Properties 
  Often safety critical 
  Execution time has to be known 
  Analyzable system 
  Application software 
  Scheduling 
  Hardware properties 
  Worst-case execution time (WCET) 
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Issues with COTS 
  COTS are for average case performance 
  Make the common case fast 
  Very complex to analyze WCET 
  Pipeline (out-of-order) 
  Cache 
  Multiple execution units 
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The Idea 
  Build a processor for RT System 
  Optimize for the worst case 
  Design philosophy 
  Only WCET analyzable features 
  No unbound pipeline effects 
  New cache structure 
  Shall not be slow 
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Real-Time in Java 
  RTSJ (JSR 1) 
  For mixed RT systems 
  Currently updated to version 1.1 
  Safety critical Java 
  Target high integrity systems 
  Way smaller, less complex system 
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Safety Critical Java 
  Certification for DO-178B level A 
  Java Specification Request 302 
  Lead Dough Locke 
  Restricted subset of RTSJ 
  More worst case analysis friendly 
  JSR 302 public draft on the way 
  3 different levels 
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SCJ Levels 
  L0 Single threaded 
  Cyclic executive 
  L1 Static threads 
  Initialization and mission phase 
  Ravenscar Ada like 
  No wait/notify 
  L2 Multiple missions 
JavaOne 2010 10 
JavaOne 2010 Java Processor in an FPGA 
SCJ Memory Model 
  No Garbage Collection 
  RTSJ immortal memory 
  RTSJ style scoped memories 
  Scopes are thread private 
  Communication via immortal 
  Type system to avoid scope checks 
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SCJ Execution Model 
  Initialization phase - not time critical 
  Class initializing 
  Setup of all data structures and threads 
  Mission phase 
  Time critical part 
  Mission can be restarted 
  Level 2: nested missions 
  More dynamic systems 
JavaOne 2010 Java Processor in an FPGA 12 
SCJ Tasks 
  No threads at level 0 
  Static threads/EH, priorities 
  Event handlers 
  Time-triggered periodic 
  Event-triggered sporadic 
  Single run method for all tasks 
  No waitForNextPeriod() 
  No local state preserving 
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SCJ Status 
  Public draft finished 
  Should get out in the next weeks 
  RI almost done 
  TCK on the way 
  Implementations on the way 
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The Java Processor JOP 
  For real-time Java 
  Support WCET analysis 
  Target SCJ (JSR302) 
  Implementation in low-cost FPGA 
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Related Work 
  picoJava 
  Sun, no product, released open-source 
  aJile JEMCore 
  Available, two versions 
  Komodo/jamuth 
  Multithreaded Java processor 
  FemtoJava 
  Application specific processor 
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JOP Block Diagram 
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JVM Bytecode Issue 
  Simple and complex instruction mix 
  No bytecodes for native functions 
  Common solution (e.g. in picoJava): 
  Implement a subset of the bytecodes 
  SW trap on complex instructions 
  Overhead for the trap – 16 to 926 cycles 
  Additional instructions (115!) 
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JOP Solution 
  Translation to microcode in hardware 
  Additional pipeline stage 
  No overhead for complex bytecodes 
  1 to 1 mapping results in single cycle 
execution 
  Microcode sequence for more complex 
bytecodes 
  Bytecodes can be implemented in Java 
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Microcode 
  Stack-oriented 
  Compact 
  Constant length 
  Single cycle 
  Low-level HW 
access 
  Two examples 
dup: dup nxt // 1 to 1 mapping 
// a and b are scratch variables 
// for the JVM microcode. 
dup_x1: stm a     // save TOS 
        stm b     // and TOS−1 
        ldm a     // duplicate TOS 
        ldm b     // restore TOS−1 
        ldm a nxt // restore TOS 
        // and fetch next bytecode 
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Processor Pipeline 
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JVM Properties 
  Short methods 
  Maximum method size is restricted 
  No branches out of or into a method 
  Only relative branches 
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Proposed Cache Solution 
  Full method cached 
  Cache fill on call and return 
  Cache misses only at these bytecodes 
  Relative addressing 
  Any position in the cache 
  No fast tag memory 
  Simpler WCET analysis 
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Method Cache 
  Whole method loaded 
  Cache is divided in blocks 
  Method can span several blocks 
  Continuous blocks for a method 
  Replacement 
  LRU not useful 
  Free running next block counter 
  Stack oriented next block 
  Tag memory: One entry per block 
b 
foo 
a 
a 
b 
b 
JavaOne 2010 24 
JavaOne 2010 Java Processor in an FPGA 
Architecture Summary 
  Microcode 
  1+3 stage pipeline 
  Method cache 
The JVM is a CISC stack architecture, 
whereas JOP is a RISC stack architecture. 
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WCET Analysis 
  WCET has to be known 
  Needed for schedulability analysis 
  Measurement usually not possible 
  Would require test of all possible cases 
  Static analysis 
  Theory is mature 
  Low-level analysis is the issue 
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WCET Analysis 
  Path analysis 
  The control flow graph 
  Low-level analysis  
  Bytecodes, basic blocks 
  Global low-level analysis 
  Cache 
  WCET Calculation 
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WCET Analysis for JOP 
  Simple low-level analysis 
  Bytecodes are independent 
  No shared state 
  No timing anomalies 
  Bytecode timing is known and 
documented 
  Simpler caches 
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WCET Tool 
  Execution time of basic blocks 
  Annotated loop bounds (or use DFA) 
  Integer linear programming problem 
solved 
  Simple method cache analysis included 
  All methods fit in local scope 
  Single miss 
  Expand local scope 
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Device Driver in Java 
  Solve the chicken-egg problem 
  No device drivers => we need an OS 
  OS forbids low-level access => no device 
drivers in Java 
  Safer than in C – no pointers 
  We need: 
  Access to device registers 
  Interrupt handling 
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Hardware Objects 
  Represent a hardware device by a plain Java object 
  Device registers are mapped to object fields 
  Access with getfield and putfield bytecode 
  Java array for device memory (e.g. video frame 
buffer) 
  Full Java safety 
  Object layout regulates access 
  Bound checks on arrays 
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An Example – the HWO 
public final class SerialPort extends HardwareObject { 
    public static final int MASK_TDRE = 1; 
    public static final int MASK_RDRF = 2; 
    public volatile int status; 
    public volatile int data; 
} 
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An Example - Usage 
public class Example { 
    public static void main(String[] args) { 
        IOFactory fact = IOFactory.getFactory(); 
        SerialPort sp = fact.getSerialPort(); 
        String hello = "Hello World!"; 
        for (int i=0; i<hello.length(); ++i) { 
            // busy wait on transmit data register empty 
            while ((sp.control & SerialPort.MASK_TDRE)==0) 
                ; 
            // write a character 
            sp.data = hello.charAt(i); 
        } 
    } 
} JavaOne 2010 33 Java Processor in an FPGA 
Implementation 
  Various JVMs 
  SimpleRTJ – interpreting, no OS JVM 
  JOP – Java processor 
  CACAO – research JIT only JVM 
  OVM – Purdue RTSJ compliant JVM 
  Kaffe – open source JVM 
  Effort between a few hours to a few 
days 
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Use Case Example 
  Serial port 
  TCP/IP stack in Java 
  Use SLIP with the serial port 
  Tiny web server 
  Runs unchanged on all platforms! 
  Full Java solution 
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Applications 
  Tilt of railway power line 
  Distributed motor control 
  Austrian Railway 
  Train control system 
  GPS, GPRS, supervision 
  TeleAlarm 
  Remote tele-control 
  Data logging 
  Automation 
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Demo 
  Time for a short JOP/WCET Demo 
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Current/Future Work 
  JOP CMP 
  12 cores in a low-cost FPGA runnig 
  Time-triggered memory access 
  Analyzable D$ 
  Pressure due to CMP 
  Heap access hard to analyze  
  Hardware transactional memory 
  Static analyzable retry limit 
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Conclusions 
  Real-time Java processor 
  Exactly known execution time of the BCs 
  Time-predictable method cache 
  WCET analysis possible 
  Resource-constrained processor 
  RISC stack architecture 
  In industrial use 
  Platform for RT architecture research 
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More Information 
  JOP Thesis and source 
  http://www.jopdesign.com/thesis/index.jsp 
  http://www.jopdesign.com/download.jsp 
  Various papers 
  http://www.jopdesign.com/docu.jsp 
  Web Sites 
  http://www.jopdesign.com/ 
  http://www.jopwiki.com/ 
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Thank You! 
  Questions? 
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